





Architectural Support for Principled, Secure and Efficient Balanced Execution on High-End Processors

ACM CCS 2024 - October 15th

Hans Winderix, Marton Bognar, Lesly-Ann Daniel, Frank Piessens











Architectural Support for Principled, Secure and Efficient Balanced Execution on High-End Processors

ACM CCS 2024 - October 15th

Hans Winderix, Marton Bognar, Lesly-Ann Daniel, Frank Piessens





Side-channel leak control flow



Executions produce *observations*

- End-to-end timing
- Microarchitectural resource usage
 - cache usage
 - \circ port contention
 - etc.

Side-channel leak control flow





Side-channel leak control flow



State of the art software countermeasures

Linearization (Molnar [1])			
<pre>sub t0 s1 a0</pre>			
setqz t0 t0			
addi t0 t0 -1 ;true mask			
<pre>not t1 t0 ;false mask</pre>			
and t2 al t0			
add a1 a2 a3			
and al al tl			
or al al <mark>t2</mark>			
and t2 a2 t1			
add a2 a3 a4			
and a2 a3 t0			
or a2 a2 t2			



Branch balancing, are you kidding me?



"What about branch predictors or instruction caches?" – Any side-channel expert

"We all know it's insecure on high-end processors!" – Any reasonable cryptographer



Supreme Court votes 6-3 in favor of branching on secrets in cryptographic code

8:01 p.m. · 30 jun. 2022

...

Branch balancing, are you kidding me?



"But actually why not?" – Hopeful dreamer

Research questions



What microarchitectural features leak control-flow?



How to securely balance branches on high-end CPUs?



Can it improve **performance** over linearization?

Contributions



What microarchitectural features leak control-flow?
 → Characterization of HW sources of control-flow leakage



How to securely balance branches on high-end CPUs?
→ Libra: Architectural support for balanced execution



- Can it improve **performance** over linearization?
- → HW implementation & evaluation (19.3% less overhead)

Characterization HW sources of control-flow leakage



Literature review

65 attack papers

29 optimizations

Balanceable leakage

Independent of pc

- instruction latency
- data cache
- data TLB
- loads/store buffer dep.
- data dependencies

Unbalanceable leakage

Dependent of pc

- instruction cache
- instruction TLB
- instruction prefetcher
- branch predictors
- μ-op caches
- ...

- \rightarrow can be handled in SW 😇
- but not in a principled way 🙁
- → cannot be handled in SW 🙁

Balanceable leakage Independent of pc Unbalanceable leakage Dependent of pc

Disable optims. producing unbalanceable leakage? Give up on balancing?

- loads/store purier dep.
- data dependencies

- branch predictors
- μ-op caches

- \rightarrow can be handled in SW 😇
- → but not in a principled way
- → cannot be handled in SW 🙁

Balanceable leakage Independent of pc Unbalanceable leakage Dependent of pc

Disable optims. producing unbalanceable leakage? Give up on balancing?

loads/store burier dep.

pranch predictors



No! We handle unbalanceable leakage with new HW/SW co-design!

but not in a principled way 🙁

Libra: a new HW/SW co-design for balancing





15



1. Leakage classes

- same observation add x1 x1 x2 ~ sub x1 x1 x2
- *dummy (no-op)* instruction for each class **mv** x1 x1

2. Safe/Unsafe instructions

- Safe: timing does not depend on operands add x1 x1 x2
- **Unsafe**: timing depends on operands **load** x1 (x2)









1. Instruction per instruction





- 1. Instruction per instruction
- 2. With dummy instruction in same leakage class





- 1. Instruction per instruction
- 2. With dummy instruction in same leakage class
- 3. Balance operands of unsafe instructions





- 1. Instruction per instruction
- 2. With dummy instruction in same leakage class
- 3. Balance operands of unsafe instructions



Software secure w.r.t. *balanceable* observervations



- 2. With dummy instruction in same leakage class
- 3. Balance operands of unsafe instructions



Software secure w.r.t. *balanceable* observervations

... But still insecure w.r.t. unbalanceable observations



I can still see differences in instruction cache!



Key Idea: interleave secret-dependent branches



add a1 a1 1 add a1 a1 0 load a2 (a3) load x0 (a3)	slice
j End j End	



ISA extension to inform CPU: → secret region so adapt behavior

- → how to navigate folded region

bnz secret Target
addi a1 a1 1
load a2 (a3)
j End
Target:
addi a1 a1 0
load x0 (a3)
j End
End:

<pre>lo.bnz secret offT:</pre>	1 offF:0 #bb:2
add al al l	;pc+2
add al al 0	;pc+2
load a2 (a3)	;pc+2
load x0 (a3)	;pc+2
lo.beq x0 offT	:0 offF:0 #bb:1
lo.beq x0 offT	:0 offF:0 #bb:1



ISA extension to inform CPU:

- how to navigate folded region
- → secret region so adapt behavior

bnz secret Target

le hnz cochet offil offic #bb.2

Important requirement: slice-granular leakage



load x0 (a3)		;pc+2
lo.beq x0	offT:0	offF:0	#bb:1
lo.beq x0	offT:0	offF:0	#bb:1





Example: Slice-granular fetch-decode

Evaluation



Q1. Feasibility
Q2. Security
Q3. Performance
Q4. HW cost





Sources of unbalanceable leakage.

- instruction caches
- instruction prefetcher
- Libra-aware fetch unit
- branch target predictor \rightarrow disable in folded regions



Security evaluation

Benchmark 11 programs [1]

- baseline
- balanced
- linearized
- libra

RTL-level noninterference testing

- Run programs with \neq secret
- Monitor selected signals



[1] H. Winderix, J. T. Mühlberg, and F. Piessens, "Compiler-assisted hardening of embedded software against interrupt latency side-channel attacks," in EuroS&P, 2021.

Execution time overhead

	Balanced (insecure)	Linearized (secure)	Libra (secure)
Min	+0%	+8%	-2%
Max	+282%	+225%	+227%
Mean	+42%	+56%	+45%

Compared to linearization -19.3% overhead



Hardware Cost (FPGA)

	Base	Libra	Increase
LUT	16.5k	18.4k	+11%
Registers	13.6k	14.9k	+9.5%
Critical path	37.4ns	37.4ns	+0%

Small area increase No impact on CP



Dream of balanced executions come true!



Libra: new HW/SW co-design for balancing



HW/SW Contract balancing

- .c
- Balance + Fold secret branches



- Slice-granular leakage
- Keep HW optimizations



github.com/proteus-core/libra

Credit icons: Flaticon

Backup

A new era for balancing?

Well, there are still challenges!

- Verif/synthesis for balancing contracts
- Balancing transformation
- Evaluation on larger benchmarks
- Feasibility with more complex optimizations?



Hardware guarantees slice-granular leakage?



More in the paper

Advanced features

- Nested secret-dependent regions
- Function calls
 - **Io.call** + fold with dummy
 - Save/Restore Libra context

Formalization

- ISA semantics
- Security definitions
- Folding transformation
 - Proof of correctness
 - Proof of security