

ProSpeCT: Provably Secure Speculation for the Constant-Time Policy

September 29th 2023


SPLiTS Security Workshop




AUGUST 9-11, 2023 ANAHEIM, CA, USA

Lesly-Ann DanielMarton BognarJob NoormanSébastien BardinTamara RezkFrank PiessensKU LeuvenKU LeuvenKU LeuvenCEA ListINRIAKU Leuven


Need to protect against microarchitectural attacks




Need to protect against microarchitectural attacks



Easy: constant-time programming!




Easy: constant-time programming!




mysecret leak()

De facto standard for crypto

... still vulnerable to Spectre attacks



... still vulnerable to Spectre attacks



Predict branch taken



x = mysecret

Leaks mysecret to microarchitecture!

How can I protect my code?


Constant-Time Foundations for the New Spectre Era

Sunjay Cauligi[†] Craig Disselkoen[†] Klaus v. Gleissenthall[†] Dean Tullsen[†] Deian Stefan[†] Tamara Rezk^{*} Gilles Barthe^{**}

[†]UC San Diego, USA *****INRIA Sophia Antipolis, France *****MPI for Security and Privacy, Germany *****IMDEA Software Institute, Spain

Speculative constant-time

- Hard to reason about
- New speculation mechanisms?



We need Secure Speculation for Constant-Time!



Developers should not care about speculations



Hardware shall not speculatively leak secrets



But still be efficient and enable speculation



Hardware defense:

Secure speculation for constant-time!

Hardware Secrecy Tracking




Software side	Hardware side		
Label secrets	Track security labels		
Constant-time program	Secrets do not speculatively flow to insecure instructions		
ConTExT: A Generic Approach for Mitigating Spectre	SpectreGuard: An Efficient Data-centric Defense Mechanism against Spectre Attacks		
Michael Schwarz ¹ , Moritz Lipp ¹ , Claudio Canella ¹ , Robert Schilling ^{1,2} , Florian Kargl ¹ , Daniel Gruss ¹ ¹ Graz University of Technology ² Knc ¹ Carter Cartin Speculative Privacy Tracking (Speculative Execution Wit	Jacob Fustos Farzad Farshchi University of Kansas Heechul Yun University of Kansas		
Rutvik Choudhary UIUC, USA Christopher W. Fletcher UIUC, USA	Jiyong Yu UIUC, USA Adam Morrison Tel Aviv University, Israel 10		


```
char array[len]
char mysecret
1: if (idx < len)
2: x = array[idx]
3: leak(x)
```

	<pre>char array[len]</pre>		
	<pre>secret char mysecret</pre>		
1:	if (idx < len)		
2:	x = array[idx]		
3:	<pre>leak(x)</pre>		

Developer marks secrets

	<pre>char array[len]</pre>	Developer marks secrets
	<pre>secret char mysecret</pre>	Speculative execution
1:	if (idx < len)	
2:	x = array[idx]	
3:	<pre>leak(x)</pre>	





How do I know that my defense works?



How do I know that my defense works?





Adapt HW/SW contract framework to account for

- All existing speculation mechanisms (Spectre, LVI)
- Futuristic speculation mechanisms (value prediction)
- Declassification

Our contributions

- ProSpeCT: Formal processor model with HST
 - Proof: constant-time programs do not leak secrets
 - Allows for declassification
 - Generic: all Spectre variants / LVI



- First to consider (Load) Value Speculation
 - Novel insight: sometimes need to rollback correct speculations for security
- Implementation in a RISC-V microarchitecture
 - First synthesizable implementation
 - Evaluation: hardware cost, performance, annotations



ProSpeCT: Generic formal processor model for HST

Semantics of out-of-order speculative processor with HST

- \rightarrow Abstract microarchitectural context
- → Functions *update*, *predict*, *next*

All public values are leaked / influence predictions

Declassify = write secrets to public memory

 \rightarrow Beware unintentional declassification

Attacker observations/influence

Generic/Powerful predictors

ProSpeCT: Generic formal processor model for HST

Semantics of out-of-order speculative processor with HST

- \rightarrow Abstract microarchitectural context
- → Functions *update*, *predict*, *next*

All public values are leaked / influence predictions

Declassify = write secrets to public memory

 \rightarrow Beware unintentional declassification

Security proof


Constant-time programs (ISA semantics)


do not leak secrets (micro-arch. semantics)

Attacker observations/influence


Generic/Powerful predictors

1: x = load mysecret y = x + 4





Implicit resolution-based channel!



Solution: always rollback when value is secret

Implementation

Prototype RISC-V implementation

On top of Proteus modular RISC-V processor

- Branch target prediction
- Conservative approach
- 2 secret regions defined by CSRs



Limited Hardware Cost

- LUTs: +17%
- Registers: +6%
- Critical path: +2%

Evaluation


4 primitives (HACL*)

- Annotate secret
- Ensure no secrets spilled
- Stack public in 3/4 cases
- $\leq 1h / primitive$

Performance overhead (benchmark from [1])

15/25	90/10
0%	0%
36%	45%
	0%

No overhead in software for constant-time code when secrets are precisely annotated



Conclusion



Software informs hardware about secrets



Strong security guarantees

End-to-end security for constant-time programs



Low overhead

No software overhead for constant-time code

Icons made by Freepik, Vectors Market, monkik from www.flaticon.com





github.com/proteus-core/prospect

A step back



RISC-V open standard ISA

 \rightarrow HW-SW co-design for security



- Proteus: extensible RISC-V processor
- Security extensions
 - ProSpeCT
 - ISA extension for CF balancing/linearization
 - CHERI
 - ...

Future work

How to ease adoption of HW-SW co-designs?

- \rightarrow Need infrastructure around HW-SW contracts
- Secure compilation/compiler support (LLVM, Jasmin?)
- Binary analysis (Binsec/angr)
- Validate HW implementation (fuzzing, verification) \Rightarrow Márton Bognár





- Attacks/Defenses for TEEs \implies Jo Van Bulck
- Formalization/verification of ISA security guarantees \Rightarrow Dominique Devriese